5GHz, one core, 32 stage pipeline, multiple level branch predictors, out of order execution,

complete pipeline and cache flush on context switch.

64MB level-1 cache

No Level 2 cache

8 bit memory bus, with a 128-bit page select

All devices are memory mapped.

No I/O bus.

Fans and heat sinks clogged with dust.